fix: BRAM being written to via read port
This commit is contained in:
parent
3e3306bca3
commit
09ca6c6bc0
|
@ -10,7 +10,7 @@ module xc7_bram #(
|
||||||
input [23:0] in_addr,
|
input [23:0] in_addr,
|
||||||
input [1:0] in_wren,
|
input [1:0] in_wren,
|
||||||
);
|
);
|
||||||
wire [31:0] porta_out [NUM_BLOCKS-1:0];
|
wire [31:0] porta_out [0:NUM_BLOCKS-1];
|
||||||
wire [15:0] porta_addr, portb_addr;
|
wire [15:0] porta_addr, portb_addr;
|
||||||
|
|
||||||
assign out_data = porta_out[out_addr[16:11]][15:0];
|
assign out_data = porta_out[out_addr[16:11]][15:0];
|
||||||
|
@ -30,6 +30,8 @@ module xc7_bram #(
|
||||||
.ADDRARDADDR(porta_addr),
|
.ADDRARDADDR(porta_addr),
|
||||||
.CLKARDCLK (out_clk),
|
.CLKARDCLK (out_clk),
|
||||||
.ENARDEN (1'b1),
|
.ENARDEN (1'b1),
|
||||||
|
.DIADI (32'b0),
|
||||||
|
.WEA (4'b0),
|
||||||
.ADDRBWRADDR(portb_addr),
|
.ADDRBWRADDR(portb_addr),
|
||||||
.CLKBWRCLK (in_clk),
|
.CLKBWRCLK (in_clk),
|
||||||
.ENBWREN (in_addr[16:11] == i),
|
.ENBWREN (in_addr[16:11] == i),
|
||||||
|
|
Loading…
Reference in New Issue