feat: add pcb design
This commit is contained in:
parent
cae0ffb366
commit
ed961a2081
File diff suppressed because it is too large
Load Diff
|
@ -34,9 +34,9 @@
|
||||||
"other_text_thickness": 0.15,
|
"other_text_thickness": 0.15,
|
||||||
"other_text_upright": false,
|
"other_text_upright": false,
|
||||||
"pads": {
|
"pads": {
|
||||||
"drill": 0.762,
|
"drill": 0.5,
|
||||||
"height": 1.524,
|
"height": 0.5,
|
||||||
"width": 1.524
|
"width": 0.5
|
||||||
},
|
},
|
||||||
"silk_line_width": 0.15,
|
"silk_line_width": 0.15,
|
||||||
"silk_text_italic": false,
|
"silk_text_italic": false,
|
||||||
|
@ -112,7 +112,7 @@
|
||||||
"min_hole_to_hole": 0.25,
|
"min_hole_to_hole": 0.25,
|
||||||
"min_microvia_diameter": 0.19999999999999998,
|
"min_microvia_diameter": 0.19999999999999998,
|
||||||
"min_microvia_drill": 0.09999999999999999,
|
"min_microvia_drill": 0.09999999999999999,
|
||||||
"min_resolved_spokes": 2,
|
"min_resolved_spokes": 1,
|
||||||
"min_silk_clearance": 0.0,
|
"min_silk_clearance": 0.0,
|
||||||
"min_text_height": 0.7999999999999999,
|
"min_text_height": 0.7999999999999999,
|
||||||
"min_text_thickness": 0.08,
|
"min_text_thickness": 0.08,
|
||||||
|
@ -409,8 +409,8 @@
|
||||||
"name": "Default",
|
"name": "Default",
|
||||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||||
"track_width": 0.25,
|
"track_width": 0.2,
|
||||||
"via_diameter": 0.8,
|
"via_diameter": 0.6,
|
||||||
"via_drill": 0.4,
|
"via_drill": 0.4,
|
||||||
"wire_width": 6
|
"wire_width": 6
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue