fix(xc7_bram): set all trailing address bits to 1

This commit is contained in:
Luca 2024-12-29 02:35:15 +01:00
parent 5e6e6a6acf
commit 4c969e8153
1 changed files with 2 additions and 2 deletions

View File

@ -15,8 +15,8 @@ module xc7_bram #(
assign out_data = porta_out[out_addr[16:11]][15:0];
assign porta_addr = {1'b1, out_addr[10:0], 4'b1};
assign portb_addr = {1'b1, in_addr[10:0], 4'b1};
assign porta_addr = {1'b1, out_addr[10:0], 4'b1111};
assign portb_addr = {1'b1, in_addr[10:0], 4'b1111};
genvar i;