luca
/
kezboard-pcb
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Compare commits

base: luca:0c2543c712dd639d7ee7b1bf14207f3be1970e3e
Branches Tags
luca:master
..
compare: luca:51afc514bdc8078874c5f2ad7d4548ba4f8bd28e
Branches Tags
luca:master

9 Commits
0c2543c712 ... 51afc514bd

Author SHA1 Message Date
Luca 51afc514bd Move WS2812 away from capacitors 2020-07-19 23:54:01 +02:00
Luca 9e06c7df40 Done placing rows 2020-07-19 23:43:45 +02:00
Luca d76ba68f08 Place fourth row 2020-07-19 23:34:14 +02:00
Luca a883accdef Place second and third row 2020-07-19 23:24:07 +02:00
Luca 8a8a58ec80 Place first row 2020-07-19 23:01:22 +02:00
Luca 6449b893a4 Draw PCB outline 2020-07-19 19:19:14 +02:00
Luca df7db39557 Import netlist 2020-07-19 19:08:54 +02:00
Luca 08fcf7bf33 Set minimum via size to 0.6mm 2020-07-19 19:02:58 +02:00
Luca 9a8e0a977a Set up PCB 2020-07-19 18:32:47 +02:00
2 changed files with 14239 additions and 5 deletions
Show Stats Expand all files Collapse all files

14236
kezboard-pcb.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

8
kezboard-pcb.pro
View File

@ -1,4 +1,4 @@
update=So 19 Jul 2020 00:41:30 CEST update=So 19 Jul 2020 19:02:11 CEST
version=1 version=1
last_client=kicad last_client=kicad
[general] [general]
@ -33,7 +33,7 @@ AllowBlindVias=0
RequireCourtyardDefinitions=0 RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1 ProhibitOverlappingCourtyards=1
MinTrackWidth=0.2 MinTrackWidth=0.2
MinViaDiameter=0.4 MinViaDiameter=0.6
MinViaDrill=0.3 MinViaDrill=0.3
MinMicroViaDiameter=0.2 MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999 MinMicroViaDrill=0.09999999999999999
@ -67,7 +67,7 @@ OthersTextUpright=1
SolderMaskClearance=0.051 SolderMaskClearance=0.051
SolderMaskMinWidth=0.25 SolderMaskMinWidth=0.25
SolderPasteClearance=0 SolderPasteClearance=0
SolderPasteRatio=0 SolderPasteRatio=-0
[pcbnew/Layer.F.Cu] [pcbnew/Layer.F.Cu]
Name=F.Cu Name=F.Cu
Type=0 Type=0
@ -233,7 +233,7 @@ Enabled=1
[pcbnew/Layer.F.Fab] [pcbnew/Layer.F.Fab]
Enabled=1 Enabled=1
[pcbnew/Layer.Rescue] [pcbnew/Layer.Rescue]
Enabled=1 Enabled=0
[pcbnew/Netclasses] [pcbnew/Netclasses]
[pcbnew/Netclasses/Default] [pcbnew/Netclasses/Default]
Name=Default Name=Default