Route traces, add ground planes
This commit is contained in:
parent
8ba2758278
commit
1d80d2560a
1285
anykey.kicad_pcb
1285
anykey.kicad_pcb
File diff suppressed because it is too large
Load Diff
|
@ -1,4 +1,4 @@
|
|||
update=So 25 Okt 2020 17:40:24 CET
|
||||
update=So 25 Okt 2020 21:45:30 CET
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
|
@ -31,7 +31,7 @@ BoardThickness=1.6
|
|||
AllowMicroVias=0
|
||||
AllowBlindVias=0
|
||||
RequireCourtyardDefinitions=0
|
||||
ProhibitOverlappingCourtyards=1
|
||||
ProhibitOverlappingCourtyards=0
|
||||
MinTrackWidth=0.2
|
||||
MinViaDiameter=0.6
|
||||
MinViaDrill=0.3
|
||||
|
@ -237,7 +237,7 @@ Enabled=0
|
|||
[pcbnew/Netclasses]
|
||||
[pcbnew/Netclasses/Default]
|
||||
Name=Default
|
||||
Clearance=0.2
|
||||
Clearance=0.127
|
||||
TrackWidth=0.2
|
||||
ViaDiameter=0.6
|
||||
ViaDrill=0.3
|
||||
|
|
Loading…
Reference in New Issue